



LAYOUT DIAGRAM(原理圖) : (FIG-1)




FIG-1

CROSS SECTION DIAGRAM剖视图 : (FIG-2)




FIG-2

Prepared By:	DATE :	<b>TITLE:</b>  <b>TRANSFORMER</b>	CUSTOMER Approved: Date:	MODEL NO.:EI19	
Checked By:	DATE :			REV.	00
Approved By:	DATE :			PAGE 1 OF 3	



# DATA SPECIFICATION 特性要求: (Table-1)

ITEM 项目	MEASUREMENTS 测试脚位	CHARACTERISTICS 测试范围	MEASURING CONDITIONS 测试条件 (T=25±4°C;HR(%)=45±15)	REMARK 备注
LS 电感	PIN(3-1)	2.0H±15%	F(kHz)=1 Ug(V)=0.25	SERIAL MODE 串联模式
DCR 直流电阻	PIN(3-1)	1.2KΩ MAX	25°C	4 WIRES MODE 四线模式
	PIN(4-6)	1.5KΩ MAX	25°C	4 WIRES MODE 四线模式
TURN RADIO 圈数比	PIN(3-1):PIN(4-6)	1500:1850±0.5Ts	F(kHz)=20 Ug(V)=1.0	SERIAL MODE 串联模式
HIPOT 耐压	COIL./CORE.	NO BREAKDOWN 漏电流≤5mA	VAC=500V/60SEC. F(Hz)=50	/
	PIN(3-1)/PIN(4-6)	NO BREAKDOWN 漏电流≤5mA	VAC=500V/60SEC. F(Hz)=50	/
INSULATION RESISTANCE 绝缘阻抗	COIL./CORE.	100MΩ MIN	DC 500V/60SEC	/
	PIN(3-1)/PIN(4-6)	100MΩ MIN	DC 500V/60SEC	/
PH 相位	REFER TO LAYOUT DIAGRAM FIG-1 参照原理图 FIG-1			

**REMARK:**

100% testing for the above electrical characteristics.  
所有产品按以上要求进行100%测试。

**Quality Requirement:(品质要求)**


Ref ANSI/ASQC. Z1.4 2008 Level II . Major AQL=0.4% Minor AQL=1.0%.  
参照ANSI/ASQC. Z1.4 2008 Level II . Major AQL=0.4% Minor AQL=1.0%.

Prepared By:	Date:	<b>TITLE:</b>  <b>TRANSFORMER</b>	<b>CUSTOMER</b>  Approved:	MODEL NO.:EI19	
Checked By:	Date:			REV.	00
Approved By:	Date:			PAGE 2 OF 3	




# OUTLINE DIAGRAM (外观图) : (FIG-3 FIG-4 FIG-5 FIG-6)


UNIT : mm




**FIG-3**



**FIG-4**



**FIG-6**



**FIG-5**

## NOTE:

1. The product must be impregnated vanish;  
产品须含浸凡立水;
2. The product must comply with ROHS requirement;  
产品需满足ROHS需求;
3. YYWW: Year week code (FIG-3);  
YYWW: 年份周期代码 (FIG-3);
4. REMOVE PIN2  
拔除PIN2.
5. 变压器外包7.0mmX0.05 (TH) 铜箔1.1TS, 首尾相连, 居中, 铜箔连接处焊点光滑.

Prepared By :	Date :	TITLE :  TRANSFORMER	CUSTOMER Approved: Date:	MODEL NO.:EI19	
Checked By :	Date :			REV.:	00
Approved By :	Date :			PAGE 3 OF 3	